Skip to content

Example: call_sv_bfm - Does not work out of the box #36

@ysekhar

Description

@ysekhar

When trying to build call_sv_bfm example out of the box to understand the basics of pyHDL-IF operation.
I have struggled to get pyHDL-IF working.

The steps I followed was to ensure python3.12.4 version was installed along with a custom built verilator version- Verilator 5.027 devel rev v5.026-97-g37a400209

I invoked init_venv.sh followed by runit_vlt.sh
Below is a screen capture.

As a new user I want to understand this interfacing as I am exploring how to get pyUVM natively working with simulators

Image

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type
    No fields configured for issues without a type.

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions