Change the PLL to use PLLE2_ADV instead of MMCME2_ADV

[hadirkhan10]

During clock generation vivado generates either MMCME2_ADV or PLLE2_ADV IPs. The former is not synthesizable by symbiflow right now and we are using that IP. Need to change to use the PLLE2_ADV IP.