I think you could use ASIDs (AMD) and VPIDs (Intel) to reduce TLB flushing, though I haven't looked too much in the project to see if this is possible
I think you could use ASIDs (AMD) and VPIDs (Intel) to reduce TLB flushing, though I haven't looked too much in the project to see if this is possible