Skip to content

Combinational circuit rippling. #7

@ryeleo

Description

@ryeleo

Right now our combinational logic seems to not work in simulation (modelSim)

Below is a representation of how we are performing combinational logic in an async circuit being driven by a start signal.
`
always @ (start)

begin

finish = 0;
dowork = work;
doother = other;
dodo = do;
finish = 1;

end
`

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions