SW driven readout with v2 and v3 compatibility

Bench testing setup for single v2 or v3 chips mounted to PCBs that interface via PCIe with the GECCO board. Digital data is read off the chip by python scripts (such as beam_test.py) monitoring the interrupt line, sending the FPGA write bits when the interrupt is low, and reading data from FIFO to clear the buffer.