-
SRM Institute of Science and Technology
- India
- https://github.com/Charunivethitha-S
- in/charunivethitha17
Highlights
- Pro
Popular repositories Loading
-
4bit-processor-verilog
4bit-processor-verilog PublicA 4-bit processor designed using Verilog HDL, including RTL modules and testbenches for simulation in ModelSim. Features a simple ALU, registers, and control unit. Simulation waveform is included t…
Verilog 1
-
Digital-Electronics-Verilog
Digital-Electronics-Verilog PublicA comprehensive repository showcasing my dedicated effort in completing all digital electronics circuits using Verilog HDL, systematically organized into combinational and sequential circuits.
Verilog 1
-
HDLBits-Verilog-Solutions
HDLBits-Verilog-Solutions PublicThis repository contains complete and systematically organized solutions to HDLBits, implemented using Verilog HDL.
-
HaDes-V-project
HaDes-V-project PublicAs a participant in the RISC-V community challenge with HaDes-V, I can build a pipelined 32-bit RISC-V microcontroller from scratch using System Verilog, sharpening my RTL and verification skills.
-
Quantum_key_generation
Quantum_key_generation PublicQuantum-secure hardware architecture combining photon-based QRNG entropy, post-quantum key exchange via CRYSTALS-Kyber, HKDF whitening, and a quantum-inspired ChaCha20 engine for embedded encryption.
-
detention_tracker
detention_tracker PublicAI-assisted Smart Detention Tracker - tracks subject-wise attendance, predicts detention risk, and provides real-time guidance for the students to stay above the attendance thresholds.
HTML 1
If the problem persists, check the GitHub status page or contact support.