Skip to content

Releases: Lenty/SLiCAP_python

Update 2024

24 Jan 16:01

Choose a tag to compare

Changed 'dcvar' parameter definition for resisto. Now resistor variance must be given as the square of the relative standard deviation. Hence, a standard deviation of 1% corresponds with a variance of 0.0001.

Voltage and current sources still require absolute values of the variance in V^2 or in A^2, respectively.

Documentation has been updated accordingly.

Added SLiCAP-ngspice interface

24 Nov 16:14

Choose a tag to compare

Pre-release

This version comprises a first coupling between ngspice and SLiCAP. The main purpose is to match the EKV CMOS 18 characteristics with the BSIM3 model characteristics.
Other improvements are improved compatibility with the latest version of Matplotlib and improved compatibility with symbolic noise integration with the latest version of Sympy.

Added RST and LaTeX modules

12 Jun 11:23

Choose a tag to compare

This release comprises minor bug fixes plus two new modules for creating LaTeX and Sphinx documents.

Important bug fixes and change of import sequence

23 Nov 08:58

Choose a tag to compare

  • Some files have been placed in other modules.
  • DCvar analysis is improved (bug fix in adding dcvar sources)
  • Updated cocumentation

Improved socket communication with Maxima CAS

16 Nov 20:55

Choose a tag to compare

Improved socket communication with Maxima CAS

Major update

17 May 07:03

Choose a tag to compare

Major update:

  • Minor bug fixes
  • Rewritten: netlist parser
  • Added: dcvar analysis with all resistor models
  • Added: resistor noise modeled with two new parameters:
    • 'noisetemp': noise temperature: defaults to {T}
    • 'noiseflow': corner frequency of 1/f noise: defaults to 0
      Application examples will be added in the near future
  • Added: decomposition of balanced circuits into:
    • differential-mode equivalent circuit
    • common-mode equivalent circuit
    • differential-mode to common-mode equivalent circuit
    • common-mode to differential-mode equivalent circuit
      Application examples will be added in the near future
  • Prepared: implementation of initial conditions added parameters:
    • 'vinit' for capacitors: defaults to 0
    • 'iinit' for inductors: defaults to 0
  • Updated LTspice symbols with added parameters

Version 1.2.1.

06 Feb 13:11

Choose a tag to compare

Changed calculation method loop gain. The new method calculates the return difference as the ratio of two determinants (Bode, 1945) and is completely implemented in maxima. SLiCAP is now prepared for the automatic decomposition of balanced circuits into a differential-mode equivalent and a common-mode equivalent circuit.

Version 1.1.1

03 Dec 14:41

Choose a tag to compare

Improved parsing of values and expressions.

Version 1.1.0

22 Nov 12:26

Choose a tag to compare

Update of the instruction execution with maxima and improved plot cababilities.

Version 1.03

22 Nov 10:42

Choose a tag to compare

Bug fixes and enhances plot capabilities.