Skip to content

M297: signed long outer displacement indirect JSR regression #15

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
pgousdal merged 2 commits into from
Oct 9, 2026
Merged

M297: signed long outer displacement indirect JSR regression #15

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
47637c8
test: cover signed 32-bit outer displacement in indirect JSR (M297)
pgousdal Oct 9, 2026
4cc684d
test: cover preindexed signed long outer displacement with D1 index (…
pgousdal Oct 9, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
36 changes: 36 additions & 0 deletions tests/test_m283.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -314,6 +314,42 @@ int main(void) {
CHECK(run_case_index("JSR postindexed indirect + word outer / RTS",
jsr_postindexed_outer_word,sizeof(jsr_postindexed_outer_word),
0u,1,2u,0u)==0);
/* M297: postindexed memory indirect with signed long outer displacement.
* Pointer at A0+0x14 (ROM+0x120) contains ROM+0x118;
* outer displacement -8 yields RTS at ROM+0x110. */
static const uint8_t jsr_postindexed_outer_long_negative[] = {
0x4eu,0xb0u,0x01u,0x67u,0x00u,0x14u,
0xffu,0xffu,0xffu,0xf8u,
0x60u,0xfeu,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x75u,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x71u,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x71u,0x4eu,0x71u,
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>24u),
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>16u),
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>8u),
(uint8_t)(AMIVM_ROM_BASE+0x118u)
};
CHECK(run_case_setup("JSR postindexed long negative outer / RTS",
jsr_postindexed_outer_long_negative,
sizeof(jsr_postindexed_outer_long_negative),0u,1)==0);
/* M297: preindexed D1.W contributes before pointer dereference.
* A0=ROM+0x10c, BD=0x12, D1.W=2 => pointer at ROM+0x120.
* Pointer ROM+0x118 plus signed long outer -8 => RTS at ROM+0x110. */
static const uint8_t jsr_preindexed_outer_long_negative[] = {
0x4eu,0xb0u,0x11u,0x23u,0x00u,0x12u,
0xffu,0xffu,0xffu,0xf8u,
0x60u,0xfeu,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x75u,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x71u,0x4eu,0x71u,0x4eu,0x71u,
0x4eu,0x71u,0x4eu,0x71u,
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>24u),
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>16u),
(uint8_t)((AMIVM_ROM_BASE+0x118u)>>8u),
(uint8_t)(AMIVM_ROM_BASE+0x118u)
};
CHECK(run_case_index("JSR preindexed long negative outer / RTS",
jsr_preindexed_outer_long_negative,
sizeof(jsr_preindexed_outer_long_negative),0u,1,2u,0u)==0);
/* Exercise data-register and condition-code changes before a BRA loop. */
static const uint8_t moveq_zero_bra[] = {0x70u,0x00u,0x60u,0xfeu};
static const uint8_t moveq_neg_bra[] = {0x70u,0xffu,0x60u,0xfeu};
Expand Down
Loading