Simplify top generator. - #422

Open

were wants to merge 4 commits into

Synthesys-Lab:masterfrom

were:simptop-251102

Commits on Nov 2, 2025

[verilog] Retire dumper get_pred helper.
were
committed
4b2556d
verilog: derive external wiring from metadata
were
committed
caf1c7b
[verilog] Refresh backend helpers and tests\n[python/assassyn/codegen/verilog/top.py] Introduce TopHarnessBuilder helpers and reuse them during top-level emission.\n[python/assassyn/codegen/verilog…
were
committed
61a028f

Commits on Nov 18, 2025

ok... rename them to and_/or_
were
committed
496c636