Skip to content
View TrungBui32's full-sized avatar

Highlights

  • Pro

Block or report TrungBui32

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. openbench openbench Public

    One YAML file to fully executed, logged, and summarized test run. Provisions EC2 on demand via Terraform, bootstraps a multi-node k3s cluster, and runs tests across pluggable Docker/Kubernetes runn…

    Go

  2. Superscalar-RV32IM-Processor Superscalar-RV32IM-Processor Public

    RV32IM dual-issue in-order RISC-V processor with a 5-stage pipeline, branch prediction, forwarding, and multi-cycle M-extension support, implemented on Xilinx Artix-7 FPGA

    Verilog

  3. panda panda Public

    A terminal UI for Linux system monitoring and Docker container management, written in Rust with ratatui and bollard.

    Rust

  4. ternary-transformer ternary-transformer Public

    FPGA-accelerated ternary Transformer for sentiment and topic classification, featuring custom Verilog/HLS matrix-multiply engines and PYNQ hardware/software co-design on the Xilinx KV260

    C++

  5. concurrent-matching-engine concurrent-matching-engine Public

    Multi-threaded limit-order matching engine in C++20 with fine-grained (per-instrument, per-side, per-price-level, per-order) locking and price-time priority matching over Unix sockets

    C++

  6. advent-of-fpga-2025 advent-of-fpga-2025 Public

    My submission for Advent of FPGA 2025

    Verilog