Skip to content
View ahesh-dilhan's full-sized avatar

Block or report ahesh-dilhan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vlsi-full-adder-flow vlsi-full-adder-flow Public

    A top-down digital VLSI design of a Full Adder (C-Model to GDSII).

    Verilog

  2. zynq-image-processing zynq-image-processing Public

    Verilog implementation of a line buffer for image processing on a Zynq FPGA.

    VHDL

  3. hardware-accelerator-zynq hardware-accelerator-zynq Public

    Verilog

  4. DFU DFU Public

    Verilog

  5. Hardware-Software-Co-design-for-Task-Aware-Object-Detection Hardware-Software-Co-design-for-Task-Aware-Object-Detection Public

    Jupyter Notebook

  6. Bluetooth-Audio-Splitter Bluetooth-Audio-Splitter Public

    Forked from oshan-imaduwage/Bluetooth-Audio-Splitter

    A repository containing the Source Files used in the design and development of MercAp; a Bluetooth Audio Splitter device for the Module EN1190 - Engineering Design Project