Skip to content
View anisettisathvik's full-sized avatar

Block or report anisettisathvik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. gaa-nanowire-tcad-to-spice gaa-nanowire-tcad-to-spice Public

    TCAD-to-SPICE compact model extraction for gate-all-around silicon nanowire FETs

    Python

  2. rtl-fifo-uart rtl-fifo-uart Public

    Synchronous FIFO and UART in Verilog with three independent verification environments including UVM

    SystemVerilog

  3. subthreshold-voltage-reference-180nm subthreshold-voltage-reference-180nm Public

    All-MOSFET subthreshold voltage reference in 180 nm CMOS — design, characterisation, and reliability analysis

  4. sram-6t-array-180nm sram-6t-array-180nm Public

    Full-custom 6T SRAM bitcell and 8×8 array in 180 nm CMOS from a parameterised SKILL generator; array signed off DRC-clean and LVS-matched against the full foundry deck.

    Common Lisp

  5. strongarm-latch-comparator-180nm strongarm-latch-comparator-180nm Public

    StrongARM latch comparator in 180 nm CMOS: input-referred offset from Monte Carlo decision statistics, full-custom layout, and post-layout offset from extracted parasitics.

  6. ddr4-controller-verification ddr4-controller-verification Public

    DDR4-2400 controller with an independently-reasoned reference model, bound timing assertions, functional coverage with derived unreachable bins, a 15-mutation score, and a search-vs-LLM coverage-cl…

    SystemVerilog