Popular repositories Loading
-
gaa-nanowire-tcad-to-spice
gaa-nanowire-tcad-to-spice PublicTCAD-to-SPICE compact model extraction for gate-all-around silicon nanowire FETs
Python
-
rtl-fifo-uart
rtl-fifo-uart PublicSynchronous FIFO and UART in Verilog with three independent verification environments including UVM
SystemVerilog
-
subthreshold-voltage-reference-180nm
subthreshold-voltage-reference-180nm PublicAll-MOSFET subthreshold voltage reference in 180 nm CMOS — design, characterisation, and reliability analysis
-
sram-6t-array-180nm
sram-6t-array-180nm PublicFull-custom 6T SRAM bitcell and 8×8 array in 180 nm CMOS from a parameterised SKILL generator; array signed off DRC-clean and LVS-matched against the full foundry deck.
Common Lisp
-
strongarm-latch-comparator-180nm
strongarm-latch-comparator-180nm PublicStrongARM latch comparator in 180 nm CMOS: input-referred offset from Monte Carlo decision statistics, full-custom layout, and post-layout offset from extracted parasitics.
-
ddr4-controller-verification
ddr4-controller-verification PublicDDR4-2400 controller with an independently-reasoned reference model, bound timing assertions, functional coverage with derived unreachable bins, a 15-mutation score, and a search-vs-LLM coverage-cl…
SystemVerilog
If the problem persists, check the GitHub status page or contact support.