Skip to content
View arpita-kattul's full-sized avatar

Block or report arpita-kattul

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Summer-Intern-Batch-2028 Summer-Intern-Batch-2028 Public

    Forked from HarshalKolhe02/Summer-Intern-Batch-2028

  2. Traffic-Light-Controller-Verilog Traffic-Light-Controller-Verilog Public

    FSM-based traffic light controller designed and verified using Verilog HDL and Vivado.

    Verilog

  3. UART-Verilog UART-Verilog Public

    UART Transmitter, Receiver and Loopback implementation in Verilog

    Verilog

  4. Synchronous-FIFO-Verilog Synchronous-FIFO-Verilog Public

    Synchronous FIFO design and verification using Verilog

    Verilog