Skip to content
View feitianduowen's full-sized avatar

Highlights

  • Pro

Block or report feitianduowen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
feitianduowen/README.md

Hi there 👋

CS Junior @SUSTC (2024 cohort).

  • 🔭 I’m currently working on preparing for the APAC HPC/AI competition, interning on agent-related projects.
  • 🌱 I’m currently learning AI infrastructure and GPU architecture.
  • 👯 I’m looking to collaborate on math modeling, HPC, and software engineering competitions with SUSTech teammates.
  • 🤔 I’m looking for help with performance optimization for large-scale systems and GPU programming tips.
  • 📫 How to reach me: QQ alt 935797227

Top Languages by Repo Top Languages by Commits GitHub Stats

Pinned Loading

  1. CS307PJ1 CS307PJ1 Public

    Java 1

  2. CS202_proj CS202_proj Public

    sustech 2026 spring CS202 project 南方科技大学 2026春 计算机组成原理 CPU project. 实现了基础的RV32I,RV32F浮点数扩展指令,硬件加速指令,ps2键盘输入,difftest测试以及教辅工具

    Verilog 1

  3. opencv opencv Public

    Forked from opencv/opencv

    Open Source Computer Vision Library

    C++

  4. Proj3CPP Proj3CPP Public

    sustech cpp 26spring 矩阵乘法优化

    C

  5. SUSTech_CS_Exam_AIGen SUSTech_CS_Exam_AIGen Public

    计系 ai 根据课件和教材生成试题 sustech。附有答案,可能会有错误

  6. CS207DigitalLogic/final-project-lvcmos33 CS207DigitalLogic/final-project-lvcmos33 Public

    final-project-lvcmos33 created by GitHub Classroom

    Verilog 1