Full documentation for the ALVEO Versal Example Design can be found at the following link: xilinx.github.io/AVED/
forked from Xilinx/AVED
-
Notifications
You must be signed in to change notification settings - Fork 0
Alveo Versal Example Design
hwspec/AVED-test
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Alveo Versal Example Design
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- C 68.2%
- Tcl 21.5%
- VHDL 4.4%
- Verilog 2.3%
- SystemVerilog 1.3%
- Python 0.9%
- Other 1.4%