🎯
Focusing
Design Verification Engineer
- Tokyo, Japan
- https://www.linkedin.com/in/nadiafarheendv/
-
Joined
Jul 22, 2026
Popular repositories Loading
-
RISC-V-PIPELINE-
RISC-V-PIPELINE- PublicThe 4 - Stage pipeline of RISC-V Core which supports RV32I Base instruction set
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.