- 👋 Hi, I’m khaled
- I’m interested in learning programming
- I’m currently studying Electronics and Communication at Cairo university
- I’m looking to collaborate on real coding projects
Digital design/ verification student interested in ASIC flow
Pinned Loading
-
MohamedHussein27/BERT_AI_HW_Accelerator
MohamedHussein27/BERT_AI_HW_Accelerator PublicSystemVerilog 1
-
rafatelsheikh/Microprocessor
rafatelsheikh/Microprocessor PublicA 5 stages pipelined microprocessor using verilog
Verilog 2
-
systolic-array-multiplication
systolic-array-multiplication PublicN*N Output stationary systolic array multiplication using multiply and accumulate processing element
SystemVerilog
-
Serial-Peripheral-Interface-SPI
Serial-Peripheral-Interface-SPI Publicimplementation of the Serial Peripheral Interface protocol with single port RAM in verilog
Verilog
-
-
rafatelsheikh/TicTacToe
rafatelsheikh/TicTacToe PublicTicTacToe with C++ and Qt framework for GUI
C++ 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.