Skip to content

Add a pattern for handling the matmul_epilogue_with_mm_out #24

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
hxzd5568 wants to merge 1 commit into
base: ap
Choose a base branch
from
Open

Add a pattern for handling the matmul_epilogue_with_mm_out #24

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 5 additions & 8 deletions tests/ap/test_matmul_epilogue.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -54,11 +54,10 @@ def constraint(self, o, t):
init_pass_manager.add_pass(
ir_tools.create_access_topo_drr_one_step_pass(init_down_spider)
)
outputs_name_list = map(lambda i: f"output{i}", range(self.number_of_outputs()))
inputs_name_list = map(lambda i: f"input{i+2}", range(self.number_of_inputs() - 2)) if self.number_of_inputs() > 2 else []
print('inputs_name_list: ', ', '.join(inputs_name_list))
init_fake_data_for_yield_input = topo_drr_pass.FakeDataForYieldAccessTopoPass(
outputs_name_list
map(lambda i: f"output{i}", range(self.number_of_outputs()))
)
init_pass_manager.add_pass(
ir_tools.create_access_topo_drr_one_step_pass(init_fake_data_for_yield_input)
Expand All @@ -85,7 +84,7 @@ def constraint(self, o, t):
map(lambda dst_name: pass_manager.add_pass(
ir_tools.create_access_topo_drr_one_step_pass(
matmul_epilogue_pass.RemoveDataOpPairPass(src_data_op_name="mm_out", dst_data_op_name=dst_name))),
outputs_name_list
map(lambda i: f"output{i}", range(self.number_of_outputs()))
)
pass_manager.add_pass(ir_tools.create_dce_pass())
pass_manager.run(program)
Expand All @@ -102,7 +101,7 @@ def AddPass(input_name):
map(AddPass, input_names)
init_pass_manager.run(program)

def _insert_store_to_global(self, program, output_names):
def _replace_yeild_with_store_to_global(self, program, output_names):
init_pass_manager = ir_tools.create_pass_manager()
ir_pass = topo_drr_pass.FakeDataStoreToGlobalForYieldAccessTopoPass(output_names)
init_pass_manager.add_pass(ir_tools.create_access_topo_drr_one_step_pass(ir_pass))
Expand Down Expand Up @@ -211,9 +210,7 @@ def _replace_with_store_to_register(
return mut_program

def _get_program_translator(self, ctx, o, t):
outputs_name_list = map(lambda i: f"output{i}", range(self.number_of_outputs()))
other_outputs_name_list = map(lambda i: f"output{i+1}", range(self.number_of_outputs()-1))
local_outputs_name_list = map(lambda i: f"out{i}", range(self.number_of_outputs()))
inputs_name_list = map(lambda i: f"input{i+2}", range(self.number_of_inputs() - 2)) if self.number_of_inputs() > 2 else []
mut_program = ir_tools.copy_fused_ops_to_program(
o.trivial_op, tensor_match_ctx=t
Expand All @@ -231,9 +228,9 @@ def _get_program_translator(self, ctx, o, t):
mut_program,
input_names=inputs_name_list
)
self._insert_store_to_global(
self._replace_yeild_with_store_to_global(
mut_program,
output_names=outputs_name_list
output_names=map(lambda i: f"output{i}", range(self.number_of_outputs()))
)
kernel_arg_translator = self._make_kernel_arg_translator()
index_func_unique_id2index_program = self._make_index_func_unique_id2index_program(
Expand Down
Loading