Skip to content

Memory map and link updates #458

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
marnovandermaas merged 2 commits into from
Mar 3, 2026
Merged

Memory map and link updates #458

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
aec64d2
[doc] Debug module link added to table
marnovandermaas Feb 25, 2026
900d0f3
[doc] Point directly to Github page
marnovandermaas Feb 25, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,12 +1,12 @@
# Sonata system

Sonata is a system for evaluating the usage of [CHERIoT Ibex core](https://github.com/microsoft/cheriot-ibex) as a microcontroller for embedded, IoT and Operational Technology applications.
Sonata is a system for evaluating the usage of the [CHERIoT Ibex core](https://github.com/microsoft/cheriot-ibex) as a microcontroller for embedded, IoT and Operational Technology applications.
The system contains a number of peripherals (I2C, SPI, GPIO, USB, and UART) and the CHERIoT Ibex core itself.
It is designed for use on FPGA and specifically targets the [Sonata FPGA board](https://github.com/newaetech/sonata-pcb), but as the entire design is open-source (from PCB to software), it can be run on any similar system.

This project is designed to look like a normal microcontroller in terms of usability, including SDK, examples, and normal capabilities such as debuggers.
But underneath that the [CHERIoT](https://www.microsoft.com/en-us/research/publication/cheriot-rethinking-security-for-low-cost-embedded-systems/) capabilities provides a high level of "default security" that simplifies designing embedded systems in a secure manner.
You can see the [complete documentation](https://lowrisc.org/sonata-system/) for the project.
You can see the [complete documentation](https://lowrisc.github.io/sonata-system/) for the project.
Sonata is part of the [Sunburst Project](https://www.sunburst-project.org) funded by [UKRI](https://www.ukri.org/) / [DSbD](https://www.dsbd.tech/) under grant number 107540.

![The sonata development system](doc/img/sonata-development-system.svg)
Expand Down Expand Up @@ -43,7 +43,7 @@ You can also work with a simulated environment, and there is a nice guide on thi

## Documentation introduction

This documentation is built using [mdBook](https://rust-lang.github.io/mdBook/). If you are reading this file in GitHub, you should instead see the pre-built documentation on the [lowRISC Website](https://lowrisc.org/sonata-system/) which includes the full documentation.
This documentation is built using [mdBook](https://rust-lang.github.io/mdBook/). If you are reading this file in GitHub, you should instead see the pre-built documentation on the [lowRISC Website](https://lowrisc.github.io/sonata-system/) which includes the full documentation.

If you'd like to build a copy of the documentation locally, see the [Building Documentation](doc/dev/building-doc.md) page.

Expand Down
2 changes: 1 addition & 1 deletion doc/dev/ref-manual.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -59,7 +59,7 @@ For all registers in this section, the functionality is mapped onto the least si
| 0x8030_0000 | 1 MiB | [SPI host][] |
| 0x8040_0000 | 1 MiB | [USB device][] |
| 0x8800_0000 | 64 MiB | [PLIC][] |
| 0xB000_0000 | 4 KiB | Reserved for debug module |
| 0xB000_0000 | 4 KiB | [Debug module][] |

[GPIO]: ../ip/gpio.md
[PWM]: ../ip/pwm.md
Expand Down
Loading