raviranjan-vlsi

Follow

Raviranjan Kumar raviranjan-vlsi

Follow

M.Tech ESD | VLSI & Embedded Systems Enthusiast RTL Design • Digital Design • Verification Building hardware-software systems and learning every day.

1 follower · 0 following

india
08:28 (UTC +05:30)
in/raviranjan-kumar-ece

raviranjan-vlsi/README.md

Hi 👋, I'm Raviranjan Kumar

A passionate VLSI Engineer from India

🔭 I’m currently working on Implementation of AHB Master - Slave and verification using system Verilog and UVM
🌱 I’m currently learning DSA, UVM
👨‍💻 All of my projects are available at https://www.linkedin.com/in/raviranjan-kumar-ece/
💬 Ask me about Verilog , System Verilog , CDC , FIFO, AMBA
📫 How to reach me raviranjan.kumar.ece@gmail.com
⚡ Fun fact I Think I am Very Blessed

Connect with me:

Languages and Tools:

Popular repositories Loading

raviranjan-vlsi raviranjan-vlsi Public
SmartSecure-IoT-Home-Automation SmartSecure-IoT-Home-Automation Public

IoT-based smart home automation system using Arduino R4 WiFi featuring RFID security, environmental monitoring, automated appliance control, and remote monitoring via Bluetooth and Wi-Fi.

C++
async-fifo-verilog async-fifo-verilog Public

Parameterized Asynchronous FIFO in Verilog using Gray Code pointers with Full, Empty, Almost Full, and Almost Empty flags for safe clock domain crossing (CDC).

Verilog
AMBA-AHB-Master-Slave-Interface- AMBA-AHB-Master-Slave-Interface- Public

Verilog implementation of AMBA AHB Master and Slave with FSM control, FIFO integration, burst transfer (INCR4), and waveform-based protocol verification.
synchronous-fifo-fsm-rtl-verilog synchronous-fifo-fsm-rtl-verilog Public

Parameterized Synchronous FIFO RTL Design using Verilog with FSM-based control, overflow/underflow protection, and verification using GTKWave & Vivado.
traffic-light-controller-fpga-basys3 traffic-light-controller-fpga-basys3 Public

Verilog