Skip to content
View sidharthsudhir-03's full-sized avatar

Block or report sidharthsudhir-03

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
sidharthsudhir-03/README.md

Sidharth Sudhir

Incoming MEng Electrical & Computer Engineering @ UBC
FPGA Design • Digital VLSI • Computer Architecture • PCB Design • Embedded Systems


About Me

I am an incoming Master of Engineering student in Electrical & Computer Engineering at the University of British Columbia with interests in digital ASIC design, FPGA acceleration, computer architecture, high-speed PCB design, and embedded systems.

Over the past four years, I have deliberately aligned my coursework and projects with these areas, building a foundation that spans digital design, computer architecture, FPGA development, and hardware systems. I am pursuing a master's degree to continue expanding my technical depth and gain a stronger understanding of the principles that drive modern computing and electronic systems.

My work spans the full hardware development stack, from RTL design and verification through ASIC implementation flows, FPGA development, mixed-signal PCB design, and embedded firmware.


Featured Projects

Domain Project
ASIC Design 4×4 DNN Hardware Accelerator ASIC
FPGA Design 16-bit Fixed-Point Hardware Accelerator
Digital Communications FPGA Wireless Communication System
RTL Design ARC4 Decrypter
Computer Architecture LLC Cache Replacement Policy
Hardware Design Thrust Stand Controller
Mixed-Signal PCB Ultrasound AFE + Motherboard

Technical Skills

Digital Design

  • Verilog
  • SystemVerilog
  • RTL Design
  • FPGA Development

ASIC Design

  • RTL-to-GDSII Flow
  • Cadence Genus
  • Cadence Innovus
  • Gate-Level Simulation

Verification

  • ModelSim
  • Functional Verification
  • Testbench Development

Hardware Design

  • Altium Designer
  • Mixed-Signal PCB Design
  • High-Speed Digital Design

Embedded Systems

  • C
  • C++
  • STM32
  • RISC-V

Software & Tools

  • Python
  • MATLAB
  • Linux
  • Git

Current Focus

  • Custom Zynq FPGA Development Board
  • TinyFC Flight Controller for UBC Smart City's Emergency Response Drone
  • STM-32 based Signal Acquisition & Analyzer

Pinned Loading

  1. glassnotes/Signals-and-Systems-OER-Labs glassnotes/Signals-and-Systems-OER-Labs Public

    Hands-on Python activities for undergraduate signals and systems courses.

    Jupyter Notebook 1