Skip to content
View smit-1301's full-sized avatar

Highlights

  • Pro

Block or report smit-1301

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. sync-fifo-rtl-to-gdsii sync-fifo-rtl-to-gdsii Public

    End-to-End ASIC Design of an 8×32 Synchronous FIFO featuring Verilog RTL design, assertion-based verification in Vivado, and RTL-to-GDSII implementation using OpenLane with the SKY130 PDK.

    Verilog 1

  2. wallace-tree-multiplier-verilog wallace-tree-multiplier-verilog Public

    8×8 unsigned Wallace Tree Multiplier in Verilog using multi-stage 3:2 Carry Save Adders and a Ripple Carry Adder.

    Verilog

  3. axi4-lite-slave-peripheral axi4-lite-slave-peripheral Public

    Standalone AXI4-Lite Slave Peripheral in Verilog featuring independent Read/Write FSMs and a self-checking testbench.

  4. rv32i-single-cycle-processor rv32i-single-cycle-processor Public

    32-bit Single-Cycle RISC-V (RV32I) Processor supporting 37 instructions, implemented in Verilog HDL with complete RTL, testbench, and simulation results.

    Verilog