Synthesizable Verilog implementation of the classic UART 16550 serial interface implements configurable baud rate, FIFO buffering, parity, error detection, and testbenches for simulation
simulation verilog uart hardware-designs uart-verilog fifo modelsim questasim serial-communication 16550
-
Updated
Sep 17, 2025 - Verilog