axi-bus

Star

Here are 7 public repositories matching this topic...

ZipCPU / wb2axip

Star

Bus bridges and other odds and ends

fpga gplv3 xilinx wishbone xilinx-vivado wishbone-bus axi-bus

Updated Mar 10, 2026
Verilog

Zhaoyang-Liang / pipline_cpu_with_Cache-TLB

Star

CPU , 5-stage pipelined , with cache(I/D), TLB, and AXI interface implemented in Verilog. 五级流水线 MIPS CPU，支持前递、异常中断、TLB、缓存和 AXI 总线接口

simulator cpu pipeline cache verilog tlb axi cpu-simulator axi-bus

Updated Mar 10, 2026
Verilog

DarrenHuang0411 / Verilog-Training-AXI-bus

Star

5-stage-Pipeline-CPU with AXI bus

systemverilog vlsi system-design axi-bus vlsi-design

Updated Nov 7, 2024
SystemVerilog

mnemocron / axi-perf-counter-pattern

Star

Performance counter to measure latency between two AXI Stream interfaces with pattern matching as trigger.

vhdl performance-analysis axi-bus axi-stream axi4 latency-analysis

Updated Aug 3, 2023
VHDL

vacagonzalo / soc-workflow-vhdl

Star

Example workflow project for VHDL development.

workflow vhdl tcl vivado axi axi-bus tcl-scripts cocotb cocotb-testing

Updated Feb 18, 2023
VHDL

marchese / aximemcomp

Star

This is a hardware project of an inline memory compressor that reduces the amount of memory used by embedded systems

arm fpga hardware vhdl tcl verilog compressor axi-bus zynq-7000

Updated May 8, 2018
VHDL

GhlHub / hyperbus_controller

Star

Xilinx UltraScale+ based HyperBus controller for HyperRam memories

fpga memory xilinx axi-bus memory-controller hyperram hyperbus

Updated Mar 31, 2026
VHDL

Improve this page

Add a description, image, and links to the axi-bus topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the axi-bus topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

axi-bus

Here are 7 public repositories matching this topic...

ZipCPU / wb2axip

Zhaoyang-Liang / pipline_cpu_with_Cache-TLB

DarrenHuang0411 / Verilog-Training-AXI-bus

mnemocron / axi-perf-counter-pattern

vacagonzalo / soc-workflow-vhdl

marchese / aximemcomp

GhlHub / hyperbus_controller

Improve this page

Add this topic to your repo