Verilog Implementation of a Digital Combinational Lock which unlocks when a specific 3 bit sequence is entered.
-
Updated
Nov 6, 2024 - Verilog
#
combinational-lock
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the combinational-lock topic, visit your repo's landing page and select "manage topics."