Custom IC design and physical verification (DRC/LVS) of a 2:1 CMOS Multiplexer using Cadence Virtuoso in 45nm GPDK.
-
Updated
Jul 23, 2026
Custom IC design and physical verification (DRC/LVS) of a 2:1 CMOS Multiplexer using Cadence Virtuoso in 45nm GPDK.
Add a description, image, and links to the custom-ic-design topic page so that developers can more easily learn about it.
To associate your repository with the custom-ic-design topic, visit your repo's landing page and select "manage topics."