Implementation of a 32-bit RISC-V processor in iVerilog, featuring both a sequential datapath and a 5-stage pipeline. Includes a complete hazard detection unit for stalls, a forwarding unit for data hazards, and branch flushing logic.
MIPS Simulator with three following modes: ***A. Functional simulator *** B. No pipeline forwarding ***C. Pipeline forwarding
Add a description, image, and links to the hazard-handling topic page so that developers can more easily learn about it.
To associate your repository with the hazard-handling topic, visit your repo's landing page and select "manage topics."