mealy-fsm

Here are 4 public repositories matching this topic...

utkarshad21 / FSM-Sequence-Detector-using-Verilog

FSM: Sequence Detector using Verilog HDL

fsm verilog hdl verilog-hdl mealy-machine verilog-project verilog-code sequence-detector mealy-fsm sequence-detection sequence-detector-11010

Updated Jul 12, 2024
Verilog

abhichandra586 / 04-finite-state-machines

Star

Finite State Machines in Verilog — Moore FSM, Mealy FSM, Traffic Light Controller, Sequence Detector (1011), UART Transmitter, UART Receiver, SPI Master, Debounce Circuit | Step 4 of 8 toward a 16-bit pipelined RISC processor

fsm fpga verilog spi debounce uart icarus-verilog gtkwave vlsi digital-design traffic-light sequence-detector rtl-design mealy-fsm moore-fsm

Updated Jun 29, 2026
Verilog

NDeekshitha25 / Sequence-Detector-FSM

Star

SystemVerilog implementation of Moore and Mealy FSM-based 1111 sequence detectors with overlapping and non-overlapping detection, verified using Cocotb.

fsm rtl verilog systemverilog digital-design cocotb sequence-detector hardware-design mealy-fsm moore-fsm

Updated Jul 2, 2026
SystemVerilog

mariateodorapopescu / numerical_computers1_labs

Star

Here are some of my numerical computers1 laboratory assignments that I had in 2nd year

fsm project assignment verilog uni numerical-computation mealy-machine moore-machine moore mealy-machine-code univerity uni-project mealy-fsm

Updated Feb 12, 2024
Tcl

Add this topic to your repo

To associate your repository with the mealy-fsm topic, visit your repo's landing page and select "manage topics."

Learn more