reorder-buffer

Here are 3 public repositories matching this topic...

sir12321 / Tomasulo-Simulator

A cycle-accurate out-of-order RISC-V processor simulator in C++, implementing Tomasulo's algorithm with a Reorder Buffer (ROB), Reservation Stations, a Load/Store Queue, and a dynamic branch predictor.

cpp computer-architecture risc-v microarchitecture processor-simulator tomasulo branch-prediction cpu-simulator out-of-order-execution reorder-buffer reservation-stations load-store-queue

Updated Sep 15, 2026
C++

bevan-jebanesan / dynamic-instruction-scheduler

Star

Out-of-order processor pipeline simulator with configurable ROB, IQ, and dispatch width

cpp computer-architecture systems-programming microarchitecture processor-simulation out-of-order-execution reorder-buffer

Updated Apr 15, 2026
C++

DramanSalif / instruction-parallelism-and-superscalar-cpu-simualtion

Star

Superscalar CPU simulation models how modern processors execute instructions in parallel and manage hazards, analyzing and scheduling Python function instructions using advanced CPU features.

visualization python education simulation ilp computer-architecture superscalar branch-prediction rob cpu-architecture instruction-level-parallelism processor-design control-hazards data-hazards out-of-order-execution reorder-buffer register-renaming

Updated Jun 25, 2025
Python

Add this topic to your repo

To associate your repository with the reorder-buffer topic, visit your repo's landing page and select "manage topics."

Learn more