You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository contains selected academic assignments completed as part of VLSI-related courses. The projects cover transistor-level analysis, CMOS logic design, layout verification, parasitic extraction, digital logic implementation, and quantum/CMOS-related theoretical analysis.