Skip to content

userofmeet/Verilog

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

122 Commits
00 or 11 detector.v
00 or 11 detector.v
 
 
1011 FSM.md
1011 FSM.md
 
 
2 to 1 MUX.v
2 to 1 MUX.v
 
 
3 to 8 Decoder.md
3 to 8 Decoder.md
 
 
4 Bit Adder.md
4 Bit Adder.md
 
 
4 Bit Counter.md
4 Bit Counter.md
 
 
4 to 1 MUX.md
4 to 1 MUX.md
 
 
Coin vending Machine.md
Coin vending Machine.md
 
 
D Flip-Flop.md
D Flip-Flop.md
 
 
Four Bit Adder.md
Four Bit Adder.md
 
 
Full Adder.md
Full Adder.md
 
 
Full Subtractor.md
Full Subtractor.md
 
 
Full adder using Half adder.md
Full adder using Half adder.md
 
 
Function Implementation.v
Function Implementation.v
 
 
Half Adder.v
Half Adder.v
 
 
Half Subtractor.md
Half Subtractor.md
 
 
JK Flip Flop.md
JK Flip Flop.md
 
 
Lift Controller.md
Lift Controller.md
 
 
README.md
README.md
 
 
Serial Register.v
Serial Register.v
 
 
Traffic Light Controller.md
Traffic Light Controller.md
 
 

Repository files navigation

Verilog

This repository contains all the designs which i have successfully compiled and verified the timing waveforms using the ModelSim and Quartus software.

About

This repository contains all the designs which i have successfully compiled and verified using the ModelSim and Quartus software

Resources

Readme
Activity

Stars

1 star

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

 
 
 

Contributors

Languages