Popular repositories Loading
-
Verilog-HDL
Verilog-HDL PublicA collection of Verilog HDL designs, testbenches, and simulation waveforms for Digital VLSI and RTL Design practice.
Verilog
-
parameterized-alu-verilog
parameterized-alu-verilog PublicParameterized ALU in Verilog HDL with comprehensive testbench and waveform verification.
Verilog
-
parameterized_register_file
parameterized_register_file PublicA parameterized Verilog Register File featuring synchronous write, dual asynchronous read ports, configurable data width and memory depth, along with a comprehensive testbench for functional verifi…
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.