Skip to content

Extend set of dslx_to_pipeline arguments#55

Open
eszpotanski wants to merge 4 commits into
xlsynth:mainfrom
antmicro:dslx2pipe-additional-args
Open

Extend set of dslx_to_pipeline arguments#55
eszpotanski wants to merge 4 commits into
xlsynth:mainfrom
antmicro:dslx2pipe-additional-args

Conversation

@eszpotanski

Copy link
Copy Markdown

This PR adds following dslx2pipeline args:

  • use_system_verilog,
  • reset_active_low,
  • reset_asynchronous.

Moreover, it modifies the flow - instead of calling dslx2pipeline, it is split into three stages: dslx2ir, ir2opt and ir2pipeline. This allows to specify the top from IR, enabling the codegen of procs.

Signed-off-by: Eryk Szpotanski <eszpotanski@antmicro.com>
Signed-off-by: Eryk Szpotanski <eszpotanski@antmicro.com>
Signed-off-by: Eryk Szpotanski <eszpotanski@antmicro.com>
Signed-off-by: Eryk Szpotanski <eszpotanski@antmicro.com>
@eszpotanski eszpotanski force-pushed the dslx2pipe-additional-args branch from 8159e14 to 76a1e07 Compare April 9, 2026 12:38
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant