Skip to content

Update docs for 0.1.8: plain Verilog design support - #8

Merged
cscaff merged 1 commit into
mainfrom
docs/0.1.8-verilog-support
Jul 17, 2026
Merged

Update docs for 0.1.8: plain Verilog design support#8
cscaff merged 1 commit into
mainfrom
docs/0.1.8-verilog-support

Conversation

@cscaff

@cscaff cscaff commented Jul 17, 2026

Copy link
Copy Markdown
Collaborator

Summary

  • Document App/mrg.build.synth/pnr/CLI top=/--top and the Wishbone port-contract used to auto-detect (or disambiguate) a plain-Verilog .v design's top module
  • Add the Verilog Hello example page, mirroring examples/verilog_hello/ in the SDK repo (nav + examples index updated)
  • Backfill changelog entries for 0.1.7 (CloudSilicon board-less-submit fix) and 0.1.8 (Verilog support), which were missing

Test plan

  • mkdocs build --strict passes clean with the vendored _code/ checkout updated to 0.1.8
  • Confirmed reference/build.md and reference/cloud.md (mkdocstrings-generated) render the new top parameter automatically
  • Reviewer spot-check of the new Verilog Hello page and Wishbone contract table

🤖 Generated with Claude Code

Documents the new top-module disambiguation contract for hand-written
.v designs (App/mrg.build/mrg CLI top= / --top), adds the Verilog
Hello example, and backfills changelog entries for 0.1.7 (CloudSilicon
board-less-submit fix) and 0.1.8.

Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
@cscaff
cscaff merged commit b732b5a into main Jul 17, 2026
1 check passed
@cscaff
cscaff deleted the docs/0.1.8-verilog-support branch July 17, 2026 19:15
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant