Update docs for 0.1.8: plain Verilog design support - #8

Update docs for 0.1.8: plain Verilog design support#8

cscaff merged 1 commit into

mainManhattanReasoning/manhattanreasoning-docs:mainfrom

docs/0.1.8-verilog-supportManhattanReasoning/manhattanreasoning-docs:docs/0.1.8-verilog-supportCopy head branch name to clipboard