Skip to content

Pull requests: OpenXiangShan/GEM5

New pull request New
81 Open 769 Closed
81 Open 769 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add L1 direct TLB compression perf perf-align Trigger Align BTB performance CI
#904 opened Jun 11, 2026 by Gekyume777 Collaborator Loading…
8
Prefetch sample adjust
#902 opened Jun 10, 2026 by tastynoob Collaborator Loading…
8
[codex] Port Jingtao V2 RVV model
#901 opened Jun 9, 2026 by jensen-yan Collaborator • Draft
4
[WIP] cpu: Save selective oracle replay experiment
#899 opened Jun 8, 2026 by jensen-yan Collaborator • Draft
2
[codex] Refactor BTB branch and prediction payloads
#895 opened Jun 3, 2026 by jensen-yan Collaborator • Draft
5
mem: A rvv
#887 opened Jun 1, 2026 by jueshiwenli Collaborator Loading…
4
configs: Disable MGSC for SC benefit ablation
#883 opened Jun 1, 2026 by jensen-yan Collaborator • Draft
3
Xs vector 2605021 rvv
#879 opened May 30, 2026 by jueshiwenli Collaborator Loading…
7
ci: Drive gem5 workflows with parallux
#875 opened May 28, 2026 by tastynoob Collaborator Loading…
7
mem: reduce bank conflict causing by refill data read perf
#870 opened May 27, 2026 by happy-lx Contributor Loading…
5
matrix: Add O3 path and detailed CUTE backend for XSAI GEMM
#864 opened May 26, 2026 by sada22222 Collaborator Loading…
31
Add CUTE matrix controller abstraction
#862 opened May 25, 2026 by tastynoob Collaborator Loading…
8
Sc test align do not merge
#852 opened May 7, 2026 by jensen-yan Collaborator Loading…
13
cpu: Add imHist-assisted MGSC IMLI path do not merge
#851 opened May 7, 2026 by jensen-yan Collaborator Loading…
10
arch-riscv: Add rvv calibration note[skip ci]
#850 opened May 7, 2026 by jueshiwenli Collaborator Loading…
3
Pair tage no abtb utage perf
#849 opened May 6, 2026 by Yakkhini Collaborator • Draft
6
Larger tage align
#846 opened Apr 28, 2026 by jensen-yan Collaborator Loading…
17
arch-riscv: Add an assert for vector splitting. rvv
#840 opened Apr 22, 2026 by jueshiwenli Collaborator Loading…
5
Refs/heads/tage his align
#838 opened Apr 17, 2026 by CJ362ff Member Loading…
5
cpu: Tune BTBTAGE table sizes
#837 opened Apr 16, 2026 by CJ362ff Member Loading…
3
cpu-o3: btbtage two slot pre entry
#832 opened Apr 15, 2026 by CJ362ff Member Loading…
8
Pair tage 2 taken perf
#830 opened Apr 15, 2026 by Yakkhini Collaborator Loading…
85
[codex] Enable MBTB VC16 and approximate dense-block interflush
#826 opened Apr 13, 2026 by jensen-yan Collaborator • Draft
10
Refs/heads/tage size align repeat index fill align
#824 opened Apr 13, 2026 by CJ362ff Member Loading…
7
cpu,arch-riscv,cpu-o3,bpu: align control-PC semantics, fetch coverage, and owner migration perf
#805 opened Mar 22, 2026 by Lingrui98 Contributor Loading…
14
ProTip! Adding no:label will show everything without a label.