RISC-Machine

Note that top.sv was not written by me, but provided in UBC's CPEN211 Course This was written by me and a partner, all the state machine logic and test benches are mine, while the other code is a combination of our efforts.