Skip to content

Actions: Ploos-AS/EduCPU

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,155 workflow runs
1,155 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Test branch microprogram control flow Validate PLS #13: Commit 10c635f pushed by pgousdal
3m 37s main
main
3m 37s
Test branch microprogram control flow CI #667: Commit 10c635f pushed by pgousdal
5m 15s main
main
5m 15s
Add branch-family microprograms CI #666: Commit bf4881c pushed by pgousdal
5m 11s main
main
5m 11s
Add branch-family microprograms Validate PLS #12: Commit bf4881c pushed by pgousdal
1m 14s main
main
1m 14s
Test immediate ALU microprograms CI #665: Commit 87ee47b pushed by pgousdal
15s main
main
15s
Test immediate ALU microprograms Validate PLS #11: Commit 87ee47b pushed by pgousdal
14s main
main
14s
Add immediate ALU microprograms Validate PLS #10: Commit ed7dda5 pushed by pgousdal
11s main
main
11s
Add immediate ALU microprograms CI #664: Commit ed7dda5 pushed by pgousdal
14s main
main
14s
Align M10.3 roadmap with qualified microcode work FPGA #240: Commit 5ce6f1d pushed by pgousdal
1m 21s main
main
1m 21s
Align M10.3 roadmap with qualified microcode work CI #663: Commit 5ce6f1d pushed by pgousdal
3m 35s main
main
3m 35s
Align M10.3 roadmap with qualified microcode work Validate PLS #9: Commit 5ce6f1d pushed by pgousdal
1m 9s main
main
1m 9s
Mark M10.2 experimental I/O complete CI #662: Commit 4cf03c5 pushed by pgousdal
12s main
main
12s
Mark M10.2 experimental I/O complete Validate PLS #8: Commit 4cf03c5 pushed by pgousdal
9s main
main
9s
Record final M10.2 workflow qualification Validate PLS #7: Commit 1556027 pushed by pgousdal
10s main
main
10s
Record final M10.2 workflow qualification CI #661: Commit 1556027 pushed by pgousdal
15s main
main
15s
Tidy M10 I/O FPGA workflow triggers CI #660: Commit 0cd3662 pushed by pgousdal
54s main
main
54s
Tidy M10 I/O FPGA workflow triggers FPGA #239: Commit 0cd3662 pushed by pgousdal
1m 59s main
main
1m 59s
Tidy M10 I/O FPGA workflow triggers Validate PLS #6: Commit 0cd3662 pushed by pgousdal
1m 1s main
main
1m 1s
Mark M10.2 instruction and RTL bus definition complete CI #659: Commit dde4673 pushed by pgousdal
6m 38s main
main
6m 38s
Mark M10.2 instruction and RTL bus definition complete Validate PLS #5: Commit dde4673 pushed by pgousdal
5m 52s main
main
5m 52s
Define experimental IN OUT encoding and RTL I/O bus FPGA #238: Commit d41a13d pushed by pgousdal
1m 15s main
main
1m 15s
Define experimental IN OUT encoding and RTL I/O bus Validate PLS #4: Commit d41a13d pushed by pgousdal
12s main
main
12s
Define experimental IN OUT encoding and RTL I/O bus CI #658: Commit d41a13d pushed by pgousdal
47s main
main
47s
PLS: use released v0.1.0 validator CI #657: Commit 23b6dcb pushed by pgousdal
17s main
main
17s
PLS: use released v0.1.0 validator Validate PLS #3: Commit 23b6dcb pushed by pgousdal
14s main
main
14s