Skip to content

feat(cuinterpose): Rust lifecycle coordinator - #332

Draft
galletas1712 wants to merge 5 commits into
schwinns/cuinterpose-rust-06-multicastfrom
schwinns/cuinterpose-rust-07-coordinator
Draft

galletas1712 wants to merge 5 commits into
schwinns/cuinterpose-rust-06-multicastfrom
schwinns/cuinterpose-rust-07-coordinator

Conversation

@galletas1712

@galletas1712 galletas1712 commented Sep 16, 2026

Copy link
Copy Markdown
Contributor

Summary

Refs #295 (approved).

Inspect every shim, validate shared-allocation records, dispatch each lifecycle operation, wait for all participants, and persist the sorted records in cuinterpose.state.

Review boundary

The coordinator does not copy allocation bytes or call CUDA. It has no backend option, allocation-session binding, or PageBroker-only participant-query modes.

Stack and compatibility

The stack starts directly on main; it does not depend on the PageBroker GPU-transfer branch or #323. The shim only saves shared creator bytes through host carriers. Never-shared allocations remain native CUDA state. The stack removes launch-job/jobfile support, and older jobfile-dependent or draft shim artifacts are rejected rather than migrated.

PageBroker and native CustomStorage changes are separate. No PR in this stack adds that implementation.

Order PR Scope
1 #326 C preload frontend and private ABI
2 #327 typed identities and peer transport
3 #328 process identity and peer export service
4 #329 VMM ownership and allocation lifecycle
5 #342 implement CUDA memory IPC over tracked VMM
6 #330 host-carrier storage for shared allocation bytes
7 #331 multicast tracking and reconstruction
8 #332 Rust lifecycle coordinator
9 #333 package frontend, Rust backend, and coordinator
10 #334 deliver CUDA tools and enable opt-in preload
11 #335 coordinate cuinterpose capture and restore without jobfiles
12 #336 deliver CUDA tools without rewriting workload commands
13 #337 explain host carriers, memory IPC, and restore ordering
14 #338 unit, integration, and GPU lifecycle coverage

Validation

Validation of the assembled implementation:

  • Full API, agent, and operator Go tests; key agent race tests.
  • Rust workspace tests, strict Clippy, GNU/musl builds, ABI/ELF checks, packaged frontend/fake-driver tests, and memory-IPC regressions.
  • Helm tests/lint, Python manifest/report tests, repository lint, and make check in a clean disposable worktree.
  • A small real-agent CRIU cross-node test passed on two GPU nodes, covering memory IPC, private/shared VMM, multicast/graph replay, bytes, and original addresses. It preceded only the final manifest-format guard; that guard has local regression coverage.

GLM testing without CustomStorage was cancelled at the user's request and is not a pass. GLM qualification uses a separate composition with CustomStorage; previous experimental GLM results are not qualification of this rebuilt stack. The installed test driver is not claimed to be a stock-driver qualification.

Tests above were run on the assembled implementation, not claimed independently for every source-only intermediate PR. The standard-library cleanup was validated with Rust workspace tests and strict Clippy, GNU/musl builds and packaged fake-driver tests, plus targeted pod-contract and CUDA-agent Go tests. Physical-GPU tests were not rerun for this cleanup; the earlier GPU results above remain attributed to the pre-cleanup implementation.

@coderabbitai

coderabbitai Bot commented Sep 16, 2026

Copy link
Copy Markdown

Important

Draft PR not reviewed

Draft PRs are not automatically reviewed by default.

  • Trigger a manual review

To automatically review draft PRs, update your CodeRabbit configuration:

reviews:
  auto_review:
    drafts: true

Comment @coderabbitai help to get the list of available commands.

@copy-pr-bot

copy-pr-bot Bot commented Sep 17, 2026

Copy link
Copy Markdown

This pull request requires additional validation before any workflows can run on NVIDIA's runners.

Pull request vetters can view their responsibilities here.

Contributors can view more details about this message here.

1 similar comment
@copy-pr-bot

copy-pr-bot Bot commented Sep 17, 2026

Copy link
Copy Markdown

This pull request requires additional validation before any workflows can run on NVIDIA's runners.

Pull request vetters can view their responsibilities here.

Contributors can view more details about this message here.

@galletas1712
galletas1712 removed this pull request from stack #339 September 17, 2026 08:53
@galletas1712
galletas1712 added this pull request to stack #343 September 17, 2026 08:53
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch 2 times, most recently from 26b8c67 to d6ad7cb Compare September 17, 2026 20:53
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch 2 times, most recently from 4f401e8 to e606eac Compare September 18, 2026 01:13
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch from e606eac to 12590e5 Compare September 18, 2026 01:51
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch 2 times, most recently from bda64ea to ab0f2df Compare September 18, 2026 18:55
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch 2 times, most recently from 70fbd4e to 3127156 Compare September 18, 2026 23:11
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch from 3127156 to ee7867a Compare September 18, 2026 23:34
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch from ee7867a to 74da047 Compare September 18, 2026 23:48
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch from 74da047 to ad2587c Compare September 19, 2026 02:57
Refs #295.

Signed-off-by: Schwinn Saereesitthipitak <schwinns@nvidia.com>
Signed-off-by: Schwinn Saereesitthipitak <schwinns@nvidia.com>
Signed-off-by: Schwinn Saereesitthipitak <schwinns@nvidia.com>
Signed-off-by: Schwinn Saereesitthipitak <schwinns@nvidia.com>
Signed-off-by: Schwinn Saereesitthipitak <schwinns@nvidia.com>
@galletas1712
galletas1712 force-pushed the schwinns/cuinterpose-rust-07-coordinator branch from ad2587c to 4d53a32 Compare September 19, 2026 03:01
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant