[CPU] The registers pool implementation for JIT kernels.#12880
Conversation
039b900 to
0dc8ba2
Compare
|
Are there examples how RegisterPool is used during JIT kernel implementation? |
@dmitry-gorokhov, yes, currently I am preparing the PR with JIT kernel for Gather operation where this pool is used. |
a91392b to
1f09b1a
Compare
1f09b1a to
cdaa747
Compare
508324f to
0ae963e
Compare
|
Hi, @ceciliapeng2011, @nshchego, @maxnick. This PR has 3 approval already. Should I ping someone to initiate merging? |
|
@dmitry-gorokhov, could you please take a look and merge this PR? |
This PR is ready to merge. But, we need green CI do merge it. |
6a04a7d to
6d3b649
Compare
…egisters while developing jit kernels.
…for different ISA and different Xbyak register types.
…ch exclude some critical registers by default.
…ert. The std::is_base_of and Xbyak::Mmx was used to identify vector registers. The factory method was added for RegistersPool with isa non template parameter.
6d3b649 to
b242cb5
Compare
|
Hi, @dmitry-gorokhov, @ceciliapeng2011, and @maxnick this PR has green CI and 3 approvals. Could someone merge it, please? |
The RegistersPool class was implemented. It is helpful for managing registers while developing jit kernels.
This is done as the first part of the Gather JIT kernel improvement to cover all execution cases.