Skip to content

[RISCV][Lifting] Implement the F and D extensions (floating and double floating point) in RISC-V, implement CSR instructions for fflags#6374

Draft
moste00 wants to merge 9 commits into
rizinorg:devfrom
moste00:feature/riscv_lifting_float
Draft

[RISCV][Lifting] Implement the F and D extensions (floating and double floating point) in RISC-V, implement CSR instructions for fflags#6374
moste00 wants to merge 9 commits into
rizinorg:devfrom
moste00:feature/riscv_lifting_float