Skip to content
#

pipeline-design

Here are 4 public repositories matching this topic...

Low-power fixed-point Softmax processing unit with LUT-based exponentiation and an 8-stage pipelined Mitchell logarithmic divider. Designed in Verilog and implemented on TSMC 180nm using Cadence tools. Achieves 1 output/cycle throughput and 8.9× speedup over sequential division. Patent under review.

  • Updated Apr 2, 2026

Improve this page

Add a description, image, and links to the pipeline-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pipeline-design topic, visit your repo's landing page and select "manage topics."

Learn more