verilog-rtl

Here are 2 public repositories matching this topic...

Single-port RAM implemented in Verilog with synchronous read/write and parameterized depth.

fpga ram rtl verilog vivado systemverilog hdl verilog-hdl verilog-rtl single-port-ram-design-and-verification single-port-ram

TMR-based hardware Trojan detection with cycle-accurate temporal monitor — deployed on Lattice iCE40 FPGA

Add a description, image, and links to the verilog-rtl topic page so that developers can more easily learn about it.

To associate your repository with the verilog-rtl topic, visit your repo's landing page and select "manage topics."