single-port-ram

Here are 4 public repositories matching this topic...

Single-port RAM implemented in Verilog with synchronous read/write and parameterized depth.

fpga ram rtl verilog vivado systemverilog hdl verilog-hdl verilog-rtl single-port-ram-design-and-verification single-port-ram

Parameterized Single-Port RAM Design and Verification using Verilog HDL

asic fpga verification verilog systemverilog vlsi digital-design rtl-design memory-design single-port-ram

implementation of the Serial Peripheral Interface protocol with single port RAM in verilog

Single port BRAM module for FPGA. VHDL and Verilog versions.

fpga vhdl verilog hdl modelsim bram single-port-ram-design-and-verification single-port-ram

Add a description, image, and links to the single-port-ram topic page so that developers can more easily learn about it.

To associate your repository with the single-port-ram topic, visit your repo's landing page and select "manage topics."