UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.
-
Updated
Feb 26, 2025 - Verilog
#
wishbone-interface
Here is 1 public repository matching this topic...
Add this topic to your repo
To associate your repository with the wishbone-interface topic, visit your repo's landing page and select "manage topics."