Skip to content

Actions: Ploos-AS/RetroSBC

Actions

FPGA qualification

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
fpga-qualification.yml
53 workflow runs
53 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
feat(fpga): add Rev A ECP5UM-45F P&R target FPGA qualification #53: Commit 2a2fbec pushed by pgousdal
1m 4s main
main
1m 4s
feat(fpga): add Rev A ECP5UM-45F P&R target FPGA qualification #52: Commit f42f8da pushed by pgousdal
59s fpga/reva-ecp5-pnr
fpga/reva-ecp5-pnr
59s
feat(fpga): add Rev A ECP5UM-45F P&R target FPGA qualification #51: Pull request #80 opened by pgousdal
1m 12s fpga/reva-ecp5-pnr
fpga/reva-ecp5-pnr
1m 12s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #50: Commit da548b3 pushed by pgousdal
2m 3s main
main
2m 3s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #49: Pull request #78 synchronize by pgousdal
1m 2s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 2s
fix(ci): install Icarus before RetroCore RTL tests FPGA qualification #48: Commit 083d739 pushed by pgousdal
1m 3s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 3s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #47: Pull request #78 synchronize by pgousdal
51s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
51s
docs(fpga): clarify synthetic 85K CI target FPGA qualification #46: Commit a826d2c pushed by pgousdal
31s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
31s
ci(fpga): distinguish synthetic 85K smoke from Rev A target FPGA qualification #45: Commit b0e0747 pushed by pgousdal
40s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
40s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #44: Pull request #78 opened by pgousdal
1m 10s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 10s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #43: Commit 3331f22 pushed by pgousdal
1m 15s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 15s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #42: Commit ee61f63 pushed by pgousdal
1m 0s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 0s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #41: Commit b0838cd pushed by pgousdal
1m 2s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 2s
feat(fpga): add board-neutral RetroCore RTL skeleton FPGA qualification #40: Commit 39db866 pushed by pgousdal
1m 7s feature/retrocore-fpga-skeleton
feature/retrocore-fpga-skeleton
1m 7s
M3.2: implement SDRAM timing guards FPGA qualification #39: Commit daca5bf pushed by pgousdal
54s main
main
54s
M3.2: implement SDRAM timing guards FPGA qualification #38: Pull request #8 opened by pgousdal
56s m3-2-sdram-timing
m3-2-sdram-timing
56s
M3.2: encode datasheet-based SDRAM timing guards FPGA qualification #37: Commit e2b6df6 pushed by pgousdal
58s m3-2-sdram-timing
m3-2-sdram-timing
58s
M3.2: fix SDRAM precharge policy FPGA qualification #36: Commit 9f031cb pushed by pgousdal
55s main
main
55s
M3.2: fix SDRAM precharge policy FPGA qualification #35: Pull request #6 opened by pgousdal
58s m3-2-sdram-precharge-fix
m3-2-sdram-precharge-fix
58s
M3.2: assert explicit-precharge SDRAM policy FPGA qualification #34: Commit f6c1161 pushed by pgousdal
1m 0s m3-2-sdram-precharge-fix
m3-2-sdram-precharge-fix
1m 0s
M3.2: use explicit precharge policy for SDRAM accesses FPGA qualification #33: Commit be6bd57 pushed by pgousdal
1m 8s m3-2-sdram-precharge-fix
m3-2-sdram-precharge-fix
1m 8s
M3.2: qualify SDRAM controller protocol FPGA qualification #32: Commit d77c408 pushed by pgousdal
56s main
main
56s
M3.2: qualify SDRAM controller protocol FPGA qualification #31: Pull request #4 synchronize by pgousdal
1m 9s m3-2-sdram-simulation
m3-2-sdram-simulation
1m 9s
M3.2: synchronize SDRAM test traffic to initialized idle state FPGA qualification #30: Commit 241d304 pushed by pgousdal
59s m3-2-sdram-simulation
m3-2-sdram-simulation
59s
M3.2: qualify SDRAM controller protocol FPGA qualification #29: Pull request #4 synchronize by pgousdal
41s m3-2-sdram-simulation
m3-2-sdram-simulation
41s