[DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
-
Updated
Jul 9, 2025 - Verilog
[DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.
Add a description, image, and links to the rtllm topic page so that developers can more easily learn about it.
To associate your repository with the rtllm topic, visit your repo's landing page and select "manage topics."