Adaptive Quadrant (AQ) reconfigurable 16-bit multiplier using quadrant decomposition and row bypassing for low-power operation. Implemented in RCA and hybrid prefix adder variants across TSMC 180nm/90nm using Cadence tools. Achieves significant power and area reduction with scalable architecture. SCI journal manuscript under review.
verilog-hdl power-analysis static-timing-analysis physical-design rtl-design cadence-innovus cadence-genus tsmc-180nm tsmc-90nm parallel-prefix-adders
-
Updated
Apr 3, 2026